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We report on a field-effect light emitting device based on silicon nanocrystals in silicon oxide
deposited by plasma-enhanced chemical vapor deposition. The device shows high power efficiency
and long lifetime. The power efficiency is enhanced up to 0.1% by the presence of a silicon nitride
control layer. The leakage current reduction induced by this nitride buffer effectively increases the
power efficiency two orders of magnitude with regard to similarly processed devices with solely
oxide. In addition, the nitride cools down the electrons that reach the polycrystalline silicon gate
lowering the formation of defects, which significantly reduces the device degradation. © 2008
American Institute of Physics. DOI: 10.1063/1.2939562
The materials based on silicon nanocrystals Si-ncs are
attractive for a wide variety of electronic and optoelectronic
applications thanks to their tunable emission in the visible
range and their compatibility with mainstream complemen-
tary metal oxide semiconductor MOS technology.1–6 In the
last years, an increasing number of articles dealing with elec-
troluminescence EL from Si-nc embedded in silicon oxide
Si-nc /SiO2 devices has been published. Many of them re-
port emission under direct current dc polarization,7–9 which
usually leads to low emission efficiency and fast degradation.
Other authors report emission under alternate current ac
polarization,3,10,11 applying the concept of field-effect lumi-
nescence, where the recombination takes place after the se-
quential injection from the substrate of electrons and holes.
The alternate injection can be adjusted to a suitable duty
cycle which optimizes not only the current flow but also the
polarization stress and the device lifetime. In spite of this,
the leakage current is still very high and, also in this case,
leads to low power efficiencies.10 Therefore, the reduction of
the leakage current appears to be a key issue for the achieve-
ment of an efficient device. In this challenge, the addition of
a thin silicon nitride Si3N4 layer in a typical metal nitride-
oxide semiconductor MNOS configuration is presented as a
promising solution.12–14 The MNOS stack reduces the effec-
tive field in the oxide layer, lowering the current flow that, in
MOS configurations, is strongly field dependent Fowler–
Nordheim FN.15 The additional nitride barrier hinders the
gate injection without significantly affecting the injection
from the substrate, thus enhancing the power efficiency, as
will be demonstrated later on. Thanks to the thinness of the
Si3N4 buffer and to its relatively high dielectric constant, the
overall thickness increase does not have a remarkable impact
on the gate voltage. The device lifetime improves as the
nitride matrix cools down the carriers from the oxide, reduc-
ing the damage generated at the polycrystalline silicon top
contact interface.
In the present work, we demonstrate a twofold improve-
ment through the addition of a thin Si3N4 control layer
within the MOS stack. First, we show that the power effi-
ciency is increased up to 0.1% two orders of magnitude
larger than the one obtained in identically processed MOS
structures as a direct consequence of the leakage current
reduction that takes place for comparable voltages and out-
put emitting powers. Second, measurable reduction of the
device degradation is also demonstrated.
Two different types of metal-insulator-semiconductor
structures have been fabricated. The first one is a MNOS
structure with a pure nitride 15-nm-thick control layer de-
posited onto an 55 nm Si-nc /SiO2 layer with roughly
20% of Si excess, which plays the role of active layer. The
second set of devices presents a typical MOS configuration
with the same oxide thickness 55 nm and similar Si ex-
cess. The silicon-rich silicon oxide layers were deposited on
a p-type Si substrate 0.1–1.4  cm by plasma-enhanced
chemical vapor deposition CVD and submitted to high
temperature annealing. More experimental details are given
elsewhere.10 The addition of the nitride layer was performed
by low-pressure CVD at 800 °C and 26.66 Pa with a NH3
ammonia and SiH2Cl2 dichlorosilane mixture. N-doped
semitransparent polycrystalline silicon poly-Si 250 nm
thick was deposited as a contact layer on both samples.
Transmittance spectroscopy of poly-Si layers deposited onto
fused silica wafers was performed in order to check its trans-
parency. Finally, aluminum pads were deposited for an easier
probe connection. The devices were biased by bipolar square
waves from an Agilent 8114A Pulse Generator. Time-
resolved EL was detected by a photon-counting setup basi-
cally composed of a Hamamatsu H7422-50 photomultiplier.
The EL spectra were measured by a Princeton Instruments
100B-LN charge coupled device camera and an Oriel MS257
1 /4 m Monochromator. Quasistatic I-V current-voltage
characteristics were measured by an Agilent B1500 semicon-
ductor device analyzer.
The schematics of Fig. 1a show some basic principles
of MNOS structures. The nitride buffer reduces the applied
field in the oxide barrier height increase, leading to a de-
crease in the current density i. Diagrams ii and iii rep-
resent the probabilities of electron injection from the gateaElectronic mail: mperalvarez@el.ub.es.
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and the substrate, respectively, which are related to the in-
verse of the lighted areas. Whereas the nitride barrier
strongly hinders the carrier injection from the gate, ii, its
influence on the substrate injection, responsible of the field-
effect luminescence, is negligible iii. Figure 1b represents
the field-effect luminescence spectra of MNOS and MOS
devices under application of 26 V square wave voltages. As
represented in the inset, most of the emission is triggered by
the rise edge of the applied voltage, when the electrons are
injected into positively charged Si-nc. The contribution of
the fall-edge transient is very small, mainly due to the shorter
retention times of the previously stored electrons.11 In both
cases, the rise time of the emission is around 0.2 s, whereas
the decay time is close to 10 s. The spectra have been
normalized to their own maxima in order to make easier the
comparison of their spectral features. The emission range
matches the typical Si-nc /SiO2 emission.2,3 The spectral
shapes are very similar, even though their full width at half
maximum is narrower close to 90 nm, i.e., 0.190 eV
than the one obtained in similar samples under optical
pumping.16 This can be attributed to interference effects
caused by multiple reflections in the poly-Si layer, as re-
vealed by transmittance measurements figure not shown.
The small peak shift is attributed to the different refractive
index contrast at the poly-Si/insulator interface that modifies
the interference pattern of the stack. Figure 2a shows the
integrated EL for both devices as a function of the driving
voltage. It is worth noting that, in both cases, the onset of the
emission is placed at about 20 V, indicating that the nitride
layer does not have a sizable impact on the operation volt-
age. This agrees with the relatively small estimated voltage
drop in the nitride layer 14% of the gate voltage and the
similarity in the current values measured at the onset of the
emission see Fig. 2b. The quasistatic current-voltage
measurements show a strong reduction of the current in
MNOS structures compared to MOS devices. This reduction
represents the base of the power efficiency improvement, as
we demonstrate hereafter. In conventional MNOS structures
without Si-nc, the overall current is the result of the bal-
ance between two different injection mechanisms that take
place in the SiO2 and the Si3N4. The measured gate current is
ruled by the less conductive layer, role defined by the device
characteristics. This current consists of carriers tunneling
from the substrate to the oxide conduction band by FN
mechanism and being trapped at the oxide-nitride interface
where the carriers are promoted to the poly-Si contact by
Poole–Frenkel PF mechanism.12,13,17 In our devices, the
current can be interpreted in a similar way, even though the
FN tunneling is now assisted by the Si-nc. Figure 2b re-
veals that above 20 V emission range, the current in
MNOS devices can be separated in two different regimes.
Close to the threshold voltage, the current is well fitted by PF
injection, implying that in this I-V region, the nitride layer
plays the role of limiting layer. As the voltage is further
increased, the Fermi level of the Si substrate raises, over-
coming the nitride conduction band and promoting the carri-
ers to the gate without “seeing” the nitride layer. As extracted
from Fig. 2b, the overall current in this range follows a FN
law with typical barrier heights of 1.6–1.9 eV, in good
agreement with values obtained from FN fittings in MOS
structures with Si-nc from 1.8 to 2.2 eV. If one assumes
FIG. 1. a Band structure of MNOS devices. i The oxide barrier increases
due to the control layer addition. ii and iii The probability of carrier
injection from the substrate is higher than that for gate injection as revealed
by the different lighted areas which are related to the inverse of the injection
probability. b Comparison of EL spectra from MOS and MNOS structures.
In the inset, a typical time-resolved scheme of the field-effect emission is
represented.
FIG. 2. a Integrated field-effect luminescence as a function of the driving
voltage. b Current-voltage characteristics of MNOS and MOS devices,
together with the corresponding injection models fittings. The arrows in-
dicate the forward sweep direction.
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that the FN current through the oxide in the MNOS structure
is approximately the same than that measured for the MOS
structure, then Fig. 2b demonstrates the current reduction
induced by the nitride layer. This assumption is justified by
the small estimated voltage drop in the silicon nitride
14%  and the small variation of the effective barrier
height, calculated from the I-V hysteresis, which is about
10% of the calculated height. The low current level involved
results into high power efficiencies, as represented in Fig.
3a. The MNOS structure exhibits a mean power efficiency
of about 0.1% that slightly varies in a broad range of volt-
ages. This behavior differs from the one observed in MOS
structures, where the benefit in the output optical power by
increasing the gate voltage does not compensate the electri-
cal power dissipation, due to the high leakage current flow-
ing through the stack. Taking also into account the different
emission intensities observed in Fig. 2a, it becomes clear
that the benefit of the nitride layer is twofold, as not only it
reduces the device current flow but also improves the lumi-
nescence intensity. This implies a better profit of the injected
charge, which is the basis of the efficiency enhancement.
The structures were submitted to accelerating aging for
more than 24 h of continuous operation under application of
30 V bipolar square waves at 1 kHz. The emission intensity
from MNOS structures slowly decreased, attaining a rela-
tively high emission level, 91%. In contrast, the emission
from MOS devices dropped to 79% of its original value.
This demonstrates a general improvement of the device
endurance under alternate biasing, underlining the superior
reliability of MNOS structures, compared to MOS. This im-
provement is clearly shown in Fig. 3b, where the degrada-
tion is represented as function of the operation time. The
degradation rate in MNOS is about 50% slower than that
observed in MOS devices, so that the resulting lifetime is
considerably longer. This trend is well fitted by a logarithmic
function of time within the experimental timescale,18 and
results in extrapolated device lifetimes of few months.
In conclusion, the fabrication of Si-nc based devices
with a thin silicon nitride layer enhances the power effi-
ciency up to 0.1%. This increase is mainly due to the reduc-
tion in the leakage current that not only favors a decrease in
the power consumption but also enhances the injection to the
Si-nc. The control layer has no noticeable effect on the
threshold voltage, due to the high dielectric constant and the
thinness of the added layer. MNOS LEDs show a significant
increase of the endurance, reducing the degradation rate
down to 50%.
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FIG. 3. a Power efficiency as a function of the applied
voltage for MNOS and MOS devices. b Fraction of
light intensity decrease degradation as a function of
the operation time, as measured and as extrapolated.
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